Compact Universal Timing Endpoint based on White Rabbit
The Cute-WR project aims to build a self-contained White Rabbit Node implementation on a FPGA Mezzanine Card. The idea is to have a compact, low-cost and common WR node for synchronous DAQ frontends and other applications!
Project is obsolete. See cute-wr-dp for a similar board.