Because of a problem with the I/O levels of the different banks in the Xilinx, Vadj will need to be fixed at 3.3 Volt for Slot 2. The schematic will need to be changed for this as otherwise Slot 2 could not drive LVDS signals. Update: has become 2.5V