-Repo file clean up and renaming done
-Serialiser/Deserialiser to/from std_logic_vector implemented as top_level EB_CORE_std_lgc_vec.vhd

TODO:

- cleanup code according to style guide

- rename signals with new nomenclature
- minor performance improvements

- test with 32/16b wishbone adapter when available