We are moving towards the completion of the nanoFIP JTAG controller feature!
nanoFIP is now able to receive WorldFIP frames that are translated into JTAG instructions for the reprogramming of other FPGAs.
For the moment we have tested the implementations with Actel ProASIC3 and Xilinx Virtex5 FPGAs.
Follow-up